CS 461/561
Computer Architecture
Fall 2022
Question 1
A non-pipelined CPU with a clock frequency of 2 GHz has instruction latencies with relative frequencies of instructions as shown in the following table.
Instruction Type Instruction Latency Relative Frequency
Loads 5 30%
Stores 4 15%
Branches 3 10%
Jumps 2 5%
ALU/Logic 4 40%
a. Calculate the average CPI.
b. Calculate the average instruction execution time (IET).
A pipelined version of the CPU adds 0.1 ns overhead.
Get a custom-written paper by an expert in this subject. Plagiarism-free, on time, any citation style.
- ✓ PhD & Masters qualified writers
- ✓ Turnitin-safe — 0% similarity
- ✓ Free revisions + money-back guarantee
From $11/page · All academic levels
c. Calculate the average instruction execution time of the pipelined CPU.
d. Calculate the speedup obtained with the pipelined CPU.
________________________________________
Question 2
Consider the code sequence shown in the box on the right. Each instruction is numbered for reference (I1 – I7). Assume execution on a 5-stage pipeline.
a. Make a list of the RAW (read after write) data hazards in the code sequence. Using the reference numbers, your list should state the two instructions associated with the hazard and the register on which the hazard exists.
b. In your list of hazards, place an asterisk (*) in front of those that are resolved by data forwarding.
c. Place a hash (#) mark in front of any hazards not resolved by data forwarding. If any exist, determine if the hazards can be resolved by reordering the code sequence and show the new sequence.
Our expert writers specialise in this subject and deliver original, well-researched papers.
Nursing & Healthcare · PhD Edinburgh
Business & Law · MBA London
Question 3
The basic formula for calculating AMAT is
The time for a hit is equal to the hit rate * cache access (hit) time. Recall the miss rate is
1 – hit rate.
For a 2-level cache, the AMAT formula is expanded to
The following table defines the profile for a multilevel cache hierarchy with main memory.
Join 12,400+ students who trust us with their academic success. Every order includes: free revisions within 30 days, plagiarism report, on-time delivery guarantee, and full confidentiality.
Memory Level Hit Time Hit Rate
L1 Cache 0.5 ns 80%
L2 Cache 1.8 ns 95%
L3 Cache 4.2 ns 98.5%
Main Memory 70 ns 100%
Misses in all three levels of cache will eventually hit in the main memory.
a. Derive the formula to calculate the AMAT for this multilevel cache design.
b. Using the information in the table and the derived formula, calculate the average memory access time for this memory hierarchy.
________________________________________
Question 4:
Using the code sequence in Question 2, create a pipeline diagram that shows the execution of the instructions by cycle. Example:
Be sure to indicate any stalls due to unresolved hazards if any exist.
How many cycles are required for the code to execute in the pipeline?
